

COMPAL CONFIDENTIAL

MODEL NAME :CDM70

PCB NO : LA-E082P

BOM P/N :

BR14 KBL-U DSC

Kabylake U

2016-11-07

REV : 1.0 (A00)

@ : Nopop Component

EMC@ : EMI, ESD and RF Component

CXDP@ : XDP Component

CONN@ : Connector Component

MB PCB

Part Number	Description
DAA000CR000	PCB 1SD LA-E082P REV0 MB DSC 1

Layout Dell logo



COPYRIGHT 2015
ALL RIGHT RESERVED
REV:X00
PWB: DKJP1


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Cover Sheet	Rev
Size	Document Number	LA-E082P	1.0
Date:	Monday, December 12, 2016	Sheet 1 of 75	

Breckenridge 14 DSC Block Diagram



POWER STATES

Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
State									
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE


State	power plane	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_CV2 +1.2V_MEM +2.5V_MEM +1.0V_VCCST	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.8V_RUN +VCC_CORE +VCC_GT +VCC_SA +1.0VS_VCCIO
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4/AC doesn't exist		OFF	OFF	OFF

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	IT-158	0.5
			Add Plating		
1	Top		Copper foil	0.5oz+plating	1.6
		3.8	Prepreg	1080	2.6
2	GND		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
3	IN 1		Copper foil	1oz	1.25
		3.7	Prepreg	2116H	4.3
4	GND/PWR		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
5	IN 2		Copper foil	1oz	1.25
		3.6	Prepreg	1080H x2 or PP2116HRC	4.2
6	IN 3		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
7	GND/PWR		Copper foil	1oz	1.25
		3.8	Prepreg	2116H	4.3
8	IN 4		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
9	GND		Copper foil	1oz	1.25
		3.8	Prepreg	1080	2.6
10	Bottom		Copper foil	0.5oz+plating	1.6
			Add Plating		
			SolderMask	IT-158	0.5
Overall Thickness (1.2mm ± 10%)					47.68000 1.211072

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB1-->Right
USB3.0-2	SSIC			M.2 3042(LTE)
USB3.0-3				JUSB2-->Lef t
USB3.0-4				JUSB3-->Rear Lef t
USB3.0-5		PCIE-1		Card Reader
USB3.0-6		PCIE-2		Type-C Port
		PCIE-3		M.2 3030(WLAN)
		PCIE-4		M.2 3030(WIGIG)
		PCIE-6		Discrete Graphics x4
		PCIE-7	SATA-0	
		PCIE-8	SATA-1	
		PCIE-9		
		PCIE-10		LOM
				NA
		PCIE-11	SATA-1*	NA
		PCIE-12	SATA-2	M.2 2280 SSD (PCIex2 or SATA)
				SATA HDD

USB PORT#	DESTINATION
1	JUSB1-->Right
2	JUSB2-->Lef t
3	JUSB3-->Rear Lef t
4	M2 3042(WWAN)
5	Camera
6	NA
7	M.2 3030(BT)
8	Touch Screen
9	Type-C Port
10	USH


High Speed I/O (HSIO) Lane Multiplexing in KBL U



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
Port assignment	
LA-E082P	Rev 1.0
Date: Monday, December 12, 2016	Sheet 3 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CPU PWR
PCH PWR
GT3 PWR
Peripheral Device PWR
TYPE-C Power
GPU PWR

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Power rails

LA-E082P


Date: Monday, December 12, 2016 Sheet 4 of 75



Rev	Document Number	Size
1.0	LA-E082P	4



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		Port assignment	
Size	Document Number	Rev 1.0	
Date: Monday, December 12, 2016	Sheet 5 of 75	LA-E082P	



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




CPU (1/14)			
Title	LA-E082P		
Size	Document Number	Rev	1.0
Date	Monday, December 12, 2016	Sheet	6 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DDR4, Ballout for side by side(Non-Interleave)



DDR4 COMPENSATION SIGNALS



CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (2/14)

LA-E082P

Date: Monday, December 12, 2016 Sheet 7 of 75

For BR DSC



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (4/14)

LA-E082P

Title
Size Document Number
Date: Monday, December 12, 2016 Sheet 9 of 75 Rev 1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For Non AR,Breckenridge 14/15 DSC



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

CPU (5/14)				Rev
Title	LA-E082P			1.0
Size	Document Number	Monday, December 12, 2016		Sheet 10 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For BR DSC



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

CPU (6/14)

LA-E082P

Date: Monday, December 12, 2016 Sheet 11 of 75




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Sheet 12 of 75

<14> CFG[0..19] <<

CFG[2][5][6][7] for SKYLAKE-H CPU CFG strap pin




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



CPU (8/14)				Rev
LA-E082P				1.0
Date:	Monday, December 12, 2016			Sheet 13 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




+VCC_CORE




Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source



+1.0V_VCCST



+1.0V_VCCST



Title			
CPU (10/14)			
Size	Document Number		Rev
	LA-E082P		1.0
Date:	Monday, December 12, 2016	Sheet 15 of 75	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Pin map for SKL-U BGA1356 showing UCI1 CPU and VCCGT pins. The diagram includes labels for various pins and their functions.

UCI1 CPU @ SKL-U

CPU POWER 2 OF 4

VCCGT

+VCC_GT

Reserve for soldering

+VCC_GTUS

VCCGTX for SKYLAKE-U 2+3e

C GT_SENSE J70

S GT_SENSE J69





SKL-U_BGA1356

13 OF 20



Title			
CPU (11/14)			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	16 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



	S0	S0ix	S3
SIO_SLP_S0#	HIGH	LOW	LOW
SIO_SLP_S3#	HIGH	HIGH	LOW
AND	HIGH	LOW	LOW


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (12/14)			
Title	Document Number	Rev	1.0
Size	LA-E082P		
Date	Monday, December 12, 2016	Sheet	17 of 75



Note1: VCCPRIM_CORE Implementat i on út h PCH CORE_V D Reco mnendat i on

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			
CPU (14/14)			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	19 of 75


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Layout Note:
Place near JDIMM1









Layout Note:
Place near
JDIMM1.258



DIMM Select



	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0






```
<7> DDR_B_QQS#[0..7] <<>>
<7> DDR_B_D[0..63] <<>>
<7> DDR_B_QQS[0..7] <<>>
<7> DDR_B_MA[0..16] >>>>
```

The figure contains two schematic diagrams of the 32-bit parallel bus architecture for the 3200. The top diagram is for a 2.5V MEM interface, showing a 3200 connected to a 3.3V MEM interface. The bottom diagram is for a 2.5V MEM interface, showing a 3200 connected to a 2.5V MEM interface. Both diagrams show the 3200 connected to a 3.3V MEM interface. The top diagram shows the 3200 connected to a 3.3V MEM interface. The bottom diagram shows the 3200 connected to a 2.5V MEM interface.

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0






JDIMM2_EVENT# 1 2 H_THERMTRIP# <12,20,35>
@RD27 1K_0402_5%



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Internally tied to VDD33/2 3.3V I/O

PCx = M:Port output configuration is set by link training (default)

H:Port output with fixed 800 mV and 0dB

L:Port output with fixed 400 mV and 0dB

x=1, 2, 3

Internally pull down ~150K 3.3V I/O

For Control Switching Mode (CFG = L):

[SW1,SW0] = [L,L], Port1 is selected (default)

[SW1,SW0] = [L,H], Port2 is selected

[SW1,SW0] = [H,L], Port3 is selected

[SW1,SW0] = [H,H], Port3 is selected

For Automatic Switching Mode (CFG = H):

[SW1,SW0] = [L,L], Port1 > Port2 > Port3 (default)

[SW1,SW0] = [L,H], Port1 > Port3 > Port2

[SW1,SW0] = [H,L], Port3 > Port2 > Port1

[SW1,SW0] = [H,H], Port3 > Port1 > Port2

[SW1,SW0] = [L,M], Port2 > Port1 > Port3

[SW1,SW0] = [M,M], Port2 > Port3 > Port1

PIO:Automatic EQ disable Internal pull down ~150K ohm 3.3V I/O

PIO = L: Automatic EQ enable (default)

H: Automatic EQ disable

Internally tied to VDD33/2 3.3V I/O

PEQ =


M:default, LEQ, compensate channel loss up to 11.5dB @ HBR2

H:HEQ, compensate channel loss up to 14.5dB @ HBR2

L:LLEQ, compensate channel loss up to 8.5dB @ HBR2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Priority: Type-C -> WiGig -> VGA








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DP SW2 PS8348B

LA-E082P

Date: Monday, December 12, 2016 Sheet 22 of 75



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


HDMI CONN

LA-E082P


Date: Monday, December 12, 2016 Sheet 23 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For Breckenridge 12/14/15
For Realtek Solution



		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	EEPROM



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DP to VGA & VGA Conn


LA-E082P

1.0


Date: Monday, December 12, 2016

Sheet 24 of 75

For NON-AR port1



I2C Programming or Pin Strap Programming Select Internally
 30k pull-up and 60k pull-down
 I2C_EN =
 0: Tie 1k to GND, Pin Strap (I2C disable)
 R: Tie 20k to GND, TI Test Mode (I2C enabled)
 F: Float, TI Test Mode (I2C enabled)
 1: Tie 1k to VCC, I2C enabled



Set the USB receiver equalizer gain for upstream facing SSEQ0 pin. Internally 30k pull-up and 60k pull-down
 SSEQ0 =
 0: Tie 1k to GND
 R: Tie 20k to GND
 F: Float
 1: Tie 1k to VCC

Select the DisplayPort receiver equalizer gain, Internally 30k pull-up and 60k pull-down
 DPEQ =
 0: Tie 1k to GND
 R: Tie 20k to GND
 F: Float
 1: Tie 1k to VCC

Set the USB receiver equalizer gain for downstream facing RX1 and RX2 when USB utilized. Internally 30k pull-up and 60k pull-down
 USB_EQ =
 0: Tie 1k to GND
 R: Tie 20k to GND
 F: Float
 1: Tie 1k to VCC



Table 8-7 TUSB546 Receiver Equalization GPIO Control

USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Port			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @5GHz (dB)	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @5GHz (dB)	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @5GHz (dB)
0	0	0	0	0	0	0	0	0
0	R	1	0	R	1	0	R	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
R	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	F	10	F	F	10	F	F	10
F	1	11	F	1	11	F	1	11
1	0	12	1	0	12	1	0	12
1	R	13	1	R	13	1	R	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15




PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




For NON-AR port1



DIV = R2/(R1+R2)		Factory	Device	Description
DIV_min	DIV_max	Configuration		
0.00	0.08	0		UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9-3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes not supported Ti VID supported
0.10	0.18	1		UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9-3.0A TBT Alternate Modes not supported Ti VID supported D and E pin configurations
0.20	0.28			UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported Ti VID supported
0.30	0.38	3		UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes -Sink, C and D pin configurations
0.40	0.48	4		DWP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported Ti VID supported Accepts data and power role swaps, but does not initiate.
0.50	0.58	5		DWP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. Ti VID supported Accepts power role swaps but will not initiate. Accepts data role swap to UFP, and can initiate.
0.60	0.68	6		DWP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. Ti VID supported Accepts power role swaps but will not initiate. Accepts data role swap to DEP and can initiate.
0.70	1.00	7		Infinite boot retry from Flash to Host IF cycles.



Link TPS65982D (from SA00009W200 to SA00009W210) 08/04



place near UT7




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title		[Type C]PD Power	
Size	Document Number	LA-E082P	
Date	Monday, December 12, 2016	Sheet	27 of 75
Rev	1.0		












DX07BD24J2 LINK DONE

Premium 12/14/15 UMA:Check SBU1/SBU2 connect to PD or PS8740B



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



For 2LANE EDP &5V_TSP
For Breckenridge 14/15



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
eDP CONN & Touch screen			
File	Document Number	Rev	1.0
Size	LA-E082P		
Date	Monday, December 12, 2016	Sheet	29 of 75

For PCIe Interface




support D3 Hot(if D3 cold PIN11,PIN27 need Add MOS on/of f 3V3AUX)

7/18 Vender suggest.



HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
	Low	High	Write Protect(FW LOCK)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Card Reader RTS5242


LA-E082P

Date: Monday, December 12, 2016 Sheet 31 of 75


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




NGFF slot B Key B




BELLW_80149-4221 LINK DONE



SIM Card Push-Push




T-SOL_5-991503004000-6 LINK DONE




for Brekenridge 14/15 DSC

NGFF slot A Key A



BELLW_80148-4221 LINK DONE



Power Rating TBD

PWR Rail	Voltage Tolerance	Primary Power Peak	Aux Power Normal
+3.3V			

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


NGFF Card

LA-E082P













Date: Monday, December 12, 2016 Sheet 32 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.



For BR DSC




Discrete		UMA	
VGA_ID	0	VGA_ID	1







DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

EC MEC5105		Rev 1.0
Date: Monday, December 12, 2016	Sheet 34	of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. IT IS THE PROPERTY OF DELL AND IS NOT TO BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



LPC 86Port	Debug	LPC	ESPI
1		+3.3V_RUN	+3.3V_RUN
2		+3.3V_RUN	+3.3V_RUN
3		LPC_LAD0	ESPI_I00
4		LPC_LAD1	ESPI_I01
5		LPC_LAD2	ESPI_I02
6		LPC_LAD3	ESPI_I03
7		LPC_FRAME#	ESPI_CS#
8		PCH_PLTRST#	NA
9		GND	GND
10		LPC_CLOCK	ESPI_CLK




Place under CPU
Place CE35 close to the QE3 as possible

REM_DIODE1_P

REM_DIODE1_N

DIP2/DN2 for WiIGig on QE5, place QE5 close to WiIGig and CE37 close to QE5










Compal Electronics, Inc.

Size	Document Number	Rev
------	-----------------	-----

Date:	Monday, December 12, 2016	Sheet	36	of	75
-------	---------------------------	-------	----	----	----

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For ATMEL TPM



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
USH & TPM			
Size	Document Number	Rev	
		LA-E082P	
Date:	Monday, December 12, 2016	Sheet	37 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For Parade 2 Lane solution

	PCIe/SATA Redriver for 2280
Brekenridge12	Need
Brekenridge14U UMA	Need
Brekenridge14U DSC	Need
Brekenridge15U UMA	Need
Brekenridge15U DSC	Need
Steamboat12	No need
Steamboat14	Need
Kirkwood12&13	Check

FWD	Function
0	Normal mode(default)
1	power down mode

PCIe/SATA Repeater

0	SATA
1	PCIe

PCIe/SATA Repeater

SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

SATA/PCI REPEATER for M.2 2280

LA-E082P

Rev 1.0

Date: Monday, December 12, 2016 Sheet 38 of 75






Programmable output de-emphasis level setting for channel A
A_DE0: internally pulled up at ~150K;
A_DE1: internally pulled down at ~150K
[A_DE1A_DE0] ==
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB


Programmable output de-emphasis level setting for channel B
B_DE0: internally pulled up at ~150K;
B_DE1: internally pulled down at ~150K
[B_DE1B_DE0] ==
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB

Equalizer control and program for channel A.
A_EQ0, A_EQ1 and A_EQ2: internally pulled down at ~150K
[A_EQ2A_EQ1A_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
HLL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LHH: For channel loss up to 18dB
LHH: For channel loss up to 10dB
HLH: For channel loss up to 16dB
HHH: For channel loss up to 20dB

Equalizer control and program for channel B.
B_EQ0, B_EQ1 and B_EQ2: internally pulled down at ~150K
[B_EQ2B_EQ1B_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
HLL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LHH: For channel loss up to 18dB
LHH: For channel loss up to 10dB
HLH: For channel loss up to 16dB
HHH: For channel loss up to 20dB



If signal is PCIe GEN3/SATA GEN3 maybe change C value or no need for DGD.9 SATA EXPRESS HDD



If signal is PCIe GEN3/SATA GEN3 maybe change C value or no need for DGD.9 SATA EXPRESS HDD

For Breckenridge 14/15 DSC

NEED LINK TI hd3ss3415 as main

Spindle HDD(MUXA)

Co-lay with 2nd part

HDD_DET#

HD3SS3415RUAR_WQFN42_9X3P5

M2 2280(MUXB)

PCIE_PRX_MUXA_DTX_P12 <41>

PCIE_PRX_MUXA_DTX_N12 <41>

PCIE_PTX_MUXA_DRX_P12 <41>

PCIE_PTX_MUXA_DRX_N12 <41>

PCIE_PRX_MUXB_DTX_P12 <40>

PCIE_PTX_MUXB_DRX_P12 <40>

PCIE_PRX_MUXB_DTX_N12 <40>

PCIE_PTX_MUXB_DRX_N12 <40>

PCIE_PRX_MUXB_DTX_P11 <40>

PCIE_PTX_MUXB_DRX_P11 <40>

PCIE_PRX_MUXB_DTX_N11 <40>

PCIE_PTX_MUXB_DRX_N11 <40>

HDD_DET#

10K_0402_5%

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393


394

395

396

397

398



For Breckenridge 14/15 DSC

NEED LINK TI hd3ss3415 as main

Spindle HDD(MUXA)

UN8

M2 2280(MUXB)

HDD_DET#

Co-layer with 2nd part

HD3SS3415RUAR_WQFN42_9X3P5

10K_0402_5%

RN124

+3.3V_RUN

+3.3V_RUN

IFDET_SATA#_PCIE	
L	SATA
H	PCIE

HDD_SEL (HDD_DET#)	
L	Spindle HDD(MUXA)
H	M.2 2280(MUXB)

HDD_DET#

IFDET_SATA#_PCIE_D

BAT54AW-7-F_SOT323-3

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
Title			
SATA/PCIE DEMUX			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date	Monday, December 12, 2016		
Sheet	39	of	75

For Breckenridge 14/15 DSC

NEED LINK TI hd3ss3415 as main

Spindle HDD(MUXA)

UN8

M2 2280(MUXB)

HDD_DET#

Co-layer with 2nd part

HD3SS3415RUAR_WQFN42_9X3P5

10K_0402_5%

RN124

+3.3V_RUN

+3.3V_RUN

IFDET_SATA#_PCIE	
L	SATA
H	PCIE

HDD_SEL (HDD_DET#)	
L	Spindle HDD(MUXA)
H	M.2 2280(MUXB)


HDD_DET#

IFDET_SATA#_PCIE_D

BAT54AW-7-F_SOT323-3

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
Title			
SATA/PCIE DEMUX			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	39 of 75



For Breckenridge 14/15 DSC

NEED LINK TI hd3ss3415 as main

Spindle HDD(MUXA)

UN8

M2 2280(MUXB)

HDD_DET#

Co-layer with 2nd part

HD3SS3415RUAR_WQFN42_9X3P5

10K_0402_5%

RN124

+3.3V_RUN

+3.3V_RUN

IFDET_SATA#_PCIE	
L	SATA
H	PCIE

HDD_SEL (HDD_DET#)	
L	Spindle HDD(MUXA)
H	M.2 2280(MUXB)


HDD_DET#


IFDET_SATA#_PCIE_D

BAT54AW-7-F_SOT323-3


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
Title			
SATA/PCIE DEMUX			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	39 of 75





2280 SSD
NGFF slot C Key M





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title				
M2 2280 Socket				
Size	Document Number			Rev 1.0
LA-E082P				
Date:	Monday, December 12, 2016	Sheet	40 of 75	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)











PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
HDD CONN			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date	Monday, December 12, 2016	Sheet	41 of 75



	USB3 Redriver for charge
Brekenridge12	No need
Brekenridge14U UMA	Need
Brekenridge14U DSC	Need
Brekenridge15U UMA	Need
Brekenridge15U DSC	Need
Steamboat12	Need
Steamboat14	Need
Kirkwood12&13	Check



Parade_PS8713B

A_EQ1	A_EQ0	B_EQ1	B_EQ0	Recommended EQ
0	0	0	0	loss up to 9.5dB
0	1	0	1	loss up to 13dB
1	0	1	0	loss up to 4.5dB
1	1	1	1	loss up to 7.5dB

A_DE1	A_DE0	B_DE1	B_DE0	Recommended DE
0	0	0	0	3.5dB de-emphasis
0	1	0	1	No de-emphasis
1	0	1	0	2.7dB de-emphasis
1	1	1	1	5dB de-emphasis

Both A_EQ&B_EQ have internal pull-down 150k

Both A_DE&B_DE have internal pull-down 150k



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.			
Title			
USB3.0 Repeater			
Size	Document Number	Rev	
		1.0	
Date:	Monday, December 12, 2016		
Sheet	42	of	75



For w/ Repeater



Link C-K_26230A-8K1A-02 DONE



Link Seligro SA000097E10 Done
MAIN:SLGC55544CVTR



Place near UI3.1

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
JUSB1+PS			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	43 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

RF Request

+USB_EX2_PWR

1k


100nF

100k




100nF


RF @ CH5
12P.0002.50V6U

RF





The schematic shows a power management IC, SY6288D20AAC_SOT23-5 (U11), configured for USB power control. The +5V_ALW supply is connected to the IN pin via a 100.000k resistor. The EN pin is connected to +USB_EX2_PWR. The OUT pin is connected to +USB_OC1#. The GND and OCB pins are connected to ground. A 0.1u, 2001-1006K capacitor is connected to the IN pin. The IC is also connected to a 100.000k resistor.




	Compal Electronics, Inc.		
	Title _____		
	JUSB2&JUSB3		
	Size _____	Document Number _____	Rev 1.0
Date: Monday, December 12, 2016		Sheet 44 of 75	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Touch Pad





Keyboard




Link HRS_TF49-20S-0P5SH done

RF Request



RSMRST circuit



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
Keyboard			
Size	Document Number	Rev 1.0	
LA-E082P			
Date	Monday, December 12, 2016	Sheet	45 of 75

Battery LED



HDD LED MUX

means EC can switch battery white led and HDD LED by hot key - Fn+F1




Breath LED


LED PIN change to SC50000FL00 from SC50000BA00



POWER & INSTANT ON SWITCH



LED board CONN




Fiducial Mark



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Rev	1.0
Size	Document Number
Date	Monday, December 12, 2016
Sheet	46 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


PAD, LED

LA-E082P


+3.3V_WWAN/+3.3V_LAN source




+1.8V_RUN source



+3.3V_ALW_PCH/+3.3V_RUN source




+5V_RUN/+3.3V_WLAN source



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
Title	Power control
Size	Document Number
Date: Monday, December 12, 2016	Sheet 47 of 75
LA-E082P	
Rev	1.0



GPU_PWR_LEVEL	
LOW	Low Performace
HIGH	High Performace

SP_PLVDD and VID_PLVDD Power rail Filtering Combined	
Capacitor Type	Population
0.1uF 0402	1 per ball
4.7uF 0603	1
22uF 0805	1
Bead 30 ohm (ESR=0.05 ohm)	1
0603	

PLLVDD Filtering	
Capacitor Type	Population
0.1uF 0402	1
22uF 0805	1
Bead 30 ohm (ESR=0.05 ohm)	1
0402	



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

N15S PCIE,I2C,DAC,GPIO

LA-E082P


Date: Monday, December 12, 2016 Sheet 48 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DDR3 CPU side FBVDD/FBVDDQ Combined Decoupling		
Capacitor Type	Population	
0.1uF 0402	2	
1.0uF 0603	2	
4.7uF 0603	2	
10uF 0805	1	
22uF 0805	1	

Power Supply Rail		N16S-GMR
	(V)	(A)
GPU_Core	-	21
GPU_FBIO	1.5/1.35	1.4
PEX_IOVDD/Q	1.0	
PEX_PLLVDD	1.0	
FBA_PLL_AVDD	1.0	
FBA_DLL_AVDD	1.0	
PLL_VDD	1.0	
SP_PLLVDD	1.0	
1.1V Total	1.0	0.8
VDD33+3V3AON	3.3	
PEX_SVDD_3V3	3.3	
PEX_PLL_HVDD	3.3	
3.3V Total	3.3	0.06



Caps on Power Side
1UX4 4.7UX10 under GPU
4.7UX5 22UX1 47UX2 330UX2 near GPU



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		N15S Power GFX Core	
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016	Sheet	51 of 75

DDR3L CMD Mapping Table

CMD0	CS0#	CMD32
CMD1	ODT	CMD33
CMD2	CKE	CMD34
CMD3	CMD35	
CMD4	A14	CMD36
CMD5	RST	CMD37
CMD6	A9	CMD38
CMD7	A7	CMD39
CMD8	A2	CMD40
CMD9	A0	CMD41
CMD10	A4	CMD42
CMD11	A1	CMD43
CMD12	BA0	CMD44
CMD13	WE#	CMD45
CMD14	A15	CMD46
CMD15	CAS#	CMD47
CMD16	CMD48	CMD48
CMD17	CMD49	CMD49
CMD18	ODT	CMD50
CMD19	CMD51	CMD51
CMD20	A13	CMD52
CMD21	A8	CMD53
CMD22	A6	CMD54
CMD23	A11	CMD55
CMD24	A5	CMD56
CMD25	A3	CMD57
CMD26	BA2	CMD58
CMD27	BA1	CMD59
CMD28	A12	CMD60
CMD29	CMD61	CMD61
CMD30	RAS#	CMD62
CMD31	CMD63	CMD63








Capacitor Type	Population
0.1uF 0402	2
22uF 0805	1
Bead 30 ohm (ESR=0.01 ohm) 0603	1



MEMORY INTERFACE A

FBA_D0	E18	FBA_D00	C27	FBA_CMD1	FBA_CMD0	<53>
FBA_D1	F18	FBA_D01	C26	FBA_CMD2	FBA_CMD1	<53>
FBA_D2	E16	FBA_D02	E24	FBA_CMD3	FBA_CMD2	<53>
FBA_D3	F17	FBA_D03	F24	FBA_CMD4	FBA_CMD3	<53>
FBA_D4	D20	FBA_D04	D27	FBA_CMD5	FBA_CMD4	<53,54>
FBA_D5	D21	FBA_D05	D26	FBA_CMD6	FBA_CMD5	<53,54>
FBA_D6	F20	FBA_D06	F25	FBA_CMD7	FBA_CMD6	<53,54>
FBA_D7	F21	FBA_D07	F26	FBA_CMD8	FBA_CMD7	<53,54>
FBA_D8	E15	FBA_D08	F23	FBA_CMD9	FBA_CMD8	<53,54>
FBA_D9	D15	FBA_D09	G22	FBA_CMD10	FBA_CMD9	<53,54>
FBA_D10	F15	FBA_D10	G23	FBA_CMD11	FBA_CMD10	<53,54>
FBA_D11	F13	FBA_D11	G24	FBA_CMD12	FBA_CMD11	<53,54>
FBA_D12	C13	FBA_D12	F27	FBA_CMD13	FBA_CMD12	<53,54>
FBA_D13	B13	FBA_D13	G25	FBA_CMD14	FBA_CMD13	<53,54>
FBA_D14	E13	FBA_D14	G27	FBA_CMD15	FBA_CMD14	<53,54>
FBA_D15	D13	FBA_D15	G26	FBA_CMD16	FBA_CMD15	<53,54>
FBA_D16	D15	FBA_D16	M24	FBA_CMD17	FBA_CMD16	<54>
FBA_D17	C16	FBA_D17	M23	FBA_CMD18	FBA_CMD17	<54>
FBA_D18	A13	FBA_D18	K24	FBA_CMD19	FBA_CMD18	<54>
FBA_D19	B18	FBA_D19	K23	FBA_CMD20	FBA_CMD19	<54>
FBA_D20	B18	FBA_D20	M27	FBA_CMD21	FBA_CMD20	<53,54>
FBA_D21	A18	FBA_D21	M26	FBA_CMD22	FBA_CMD21	<53,54>
FBA_D22	A19	FBA_D22	M25	FBA_CMD23	FBA_CMD22	<53,54>
FBA_D23	C19	FBA_D23	K26	FBA_CMD24	FBA_CMD23	<53,54>
FBA_D24	B23	FBA_D24	K22	FBA_CMD25	FBA_CMD24	<53,54>
FBA_D25	C23	FBA_D25	J23	FBA_CMD26	FBA_CMD25	<53,54>
FBA_D26	A25	FBA_D26	J25	FBA_CMD27	FBA_CMD26	<53,54>
FBA_D27	A24	FBA_D27	J24	FBA_CMD28	FBA_CMD27	<53,54>
FBA_D28	A21	FBA_D28	K27	FBA_CMD29	FBA_CMD28	<53,54>
FBA_D29	B21	FBA_D29	K25	FBA_CMD30	FBA_CMD29	<53,54>
FBA_D30	C20	FBA_D30	J27	FBA_CMD31	FBA_CMD30	<53,54>
FBA_D31	C21	FBA_D31	J26	FBA_CMD31	FBA_CMD31	<53,54>
FBA_D32	R23	FBA_D32				
FBA_D33	R24	FBA_D33				
FBA_D34	T22	FBA_D34				
FBA_D35	R23	FBA_D35				
FBA_D36	N25	FBA_D36				
FBA_D37	N25	FBA_D37				
FBA_D38	N23	FBA_D38				
FBA_D39	N24	FBA_D39				
FBA_D40	V23	FBA_D40				
FBA_D41	V22	FBA_D41				
FBA_D42	T23	FBA_D42				
FBA_D43	U22	FBA_D43				
FBA_D44	Y24	FBA_D44				
FBA_D45	AA24	FBA_D45				
FBA_D46	Y22	FBA_D46				
FBA_D47	AA23	FBA_D47				
FBA_D48	AD27	FBA_D48				
FBA_D49	AB25	FBA_D49				
FBA_D50	AD28	FBA_D50				
FBA_D51	AC25	FBA_D51				
FBA_D52	AA27	FBA_D52				
FBA_D53	AA26	FBA_D53				
FBA_D54	Y25	FBA_D54				
FBA_D55	R26	FBA_D55				
FBA_D56	T25	FBA_D56				
FBA_D57	N27	FBA_D57				
FBA_D58	R27	FBA_D58				
FBA_D59	V26	FBA_D59				
FBA_D60	V27	FBA_D60				
FBA_D61	W27	FBA_D61				
FBA_D62	W25	FBA_D62				
FBA_D63	W25	FBA_D63				


FBA_D[0..31]	<<>>	FBA_D[0..31]	<53>	FBA_D[32..63]	<<>>	FBA_D[32..63]	<54>
FBA_RN[0..3]	<<>>	FBA_RN[0..3]	<53>	FBA_RN[4..7]	<<>>	FBA_RN[4..7]	<54>
FBA_DQM[0..3]	<<>>	FBA_DQM[0..3]	<53>	FBA_DQM[4..7]	<<>>	FBA_DQM[4..7]	<54>
FBA_WP[0..3]	<<>>	FBA_WP[0..3]	<53>	FBA_WP[4..7]	<<>>	FBA_WP[4..7]	<54>



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
N15S Memory			
LA-E082P			
Date:	Monday, December 12, 2016	Sheet	52 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.			
Title MARX-VRAM A Lower			
Size	Document Number	Rev LA-E082P	
Date: Monday, December 12, 2016	Sheet 53	of 75	

256x16 DDR3L

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.			
		Title MARX-VRAM_A Lower			
Size	Document	Number			Rev
		LA-E082P			1.
Date:	Monday, December 12, 2016		Sheet	54	of 75

Timing Diagram for S5 to S0 mode



Layer No.	Name	Er	Material	Thickness (Material SPEC.) (IT-158)	Thickness (Actuality) (Unit mil)	Delay (time)(ps/inch)	25 ± 2.5 ohm single-end	35 ± 3.5 ohm single-end	39 ± 3.8 ohm single-end	43 ± 4.3 ohm single-end	45 ± 4.5 ohm single-end	48 ± 4.8 ohm single-end	50 ± 5 ohm single-end	52 ± 5.2 ohm single-end	50 ± 5 ohm Diff.	70 ± 7 ohm Diff.	75 ± 7.5 ohm Diff.	80 ± 8 ohm Diff.	83 ± 8.3 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	100 ± 10 ohm Diff.	Ro		
							Width (±12%)	Width (±12%)	Width (±12%)	Width (±12%)	Width (±12%)	Width (±12%)	Width (±12%)	Width (±12%)		Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)	Trace (±12%)			
	SolderMask			IT-158	0.3																												
	Add Plating																																
	Copper foil			0.5oz-plating	1.6	149.18	24.94	34.95	39.05	43.06	45.2	48.08	50.23	52	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52		
1	Top	3.8	Prepreg	1080	1.0		24.98	34.95	39.05	43.06	45.2	48.08	50.23	52	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52		
	Copper foil			1oz	1.25																												
	Copper foil			4mil	0.125																												
2	GN2	3.7	Prepreg	2116H	1.0	161.77	24.92	34.95	39.12	42.94	44.9	48.22	49.45	51.84	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 48	SE 46	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52		
	Copper foil			1oz	1.25																												
	Copper foil			4mil	0.125																												
3	IN 1	3.7	Prepreg	2116H	1.0		24.92	34.95	39.12	42.94	44.9	48.22	49.45	51.84	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 48	SE 46	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52		
	Copper foil			1oz	1.25																												
	Copper foil			4mil	0.125																												
4	GN2/PWR	3.7	Prepreg	2116H	1.0		24.92	34.95	39.12	42.94	44.9	48.22	49.45	51.84	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 48	SE 46	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52	SE 50	SE 52		
	Copper foil			1oz	1.25																												
	Copper foil			4mil	0.125																												
5	IN 2	3.8	Prepreg	1080H x2 or P2116HRC	1.0	160.76	24.98	34.96	39.08	42.88	45.0	48.01	49.87	51.88	SE 25	SE 40	SE 43	SE 46	SE 48	SE 50	SE 52	SE 48	SE 46	SE 50	SE 52	SE 50	SE 52	SE 50</					

100 ± 10 ohm Diff.	Ref	90 ± 9 ohm Diff.
Trace Width (112%)		Trace Width (112%)
98.5	no Ref	100%
99.28		99.48
92.5%	no Ref	
99.61		
95.6%	no Ref	
100.98		
8.50%	no Ref	
95.5%	no Ref	
99.94		
99.92	no Ref	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Stack-up

LA-E082P

Date: Monday, December 12, 2016

Sheet 56 of 75

Rev	1.0
-----	-----



EN1 and EN2 dont't floating

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


+5V_ALW/3.3V_ALW

Size	Document Number
	LA-E082P

Rev	0,1
-----	-----

Date: Monday, December 12, 2016 Sheet 58 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title		
+1VALWP		
Size	Document Number	Rev
	LA-E082P	0.1
Date:	Monday, December 12, 2016	Sheet 60 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS



	Compal Electronics, Inc.		
	Title +1VS_VCCIO/+1.0V PRIM COREP		
	Size	Document Number LA-E082P	Rev 0.1
	Date: Monday, December 12, 2016	Sheet 61	of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

Local sense put on HW site

+1.0V_VCCST

VCC_SA
TDC 4A
Peak Current 4.5A
OCP current 5.4A
Choke DCR 13 m ohm

VCCSA_B+
CPU_B+
PAD-OPEN1x1m

VCCSA_B+

+VCC_SA

+5V_ALW

+5V_ALW

+3.3V_RUN

Local sense put on HW site

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

VCCSA_ISL95857

Size Document Number LA-E082P Rev 0.1
Date: Monday, December 12, 2016 Sheet 83 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

The diagram illustrates the +VCC_CORE power plane layout. It features a grid of capacitors (PC1099 to PC1125) and decoupling components (RF, RF@, and RF@) arranged in a structured manner. The components are labeled with their values and footprints, and the layout includes a grid of 2x1 and 1x2 units. The components are arranged in a grid of 2x1 and 1x2 units, with the following labels:

- PC1099: 1U_0201, 6.3V6M
- PC1098: 1U_0201, 6.3V6M
- PC1097: 1U_0201, 6.3V6M
- PC1096: 1U_0201, 6.3V6M
- PC1095: 1U_0201, 6.3V6M
- PC1094: 1U_0201, 6.3V6M
- PC1093: 1U_0201, 6.3V6M
- PC1092: 1U_0201, 6.3V6M
- PC1091: 1U_0201, 6.3V6M
- PC1090: 1U_0201, 6.3V6M
- PC1089: 1U_0201, 6.3V6M
- PC1088: 1U_0201, 6.3V6M
- PC1087: 1U_0201, 6.3V6M
- PC1086: 1U_0201, 6.3V6M
- PC1085: 1U_0201, 6.3V6M
- PC1084: 1U_0201, 6.3V6M
- PC1083: 1U_0201, 6.3V6M
- PC1082: 1U_0201, 6.3V6M
- PC1081: 1U_0201, 6.3V6M
- PC1080: 1U_0201, 6.3V6M
- PC1079: 1U_0201, 6.3V6M
- PC1078: 1U_0201, 6.3V6M
- PC1077: 1U_0201, 6.3V6M
- PC1076: 1U_0201, 6.3V6M
- PC1075: 1U_0201, 6.3V6M
- PC1074: 1U_0201, 6.3V6M
- PC1073: 1U_0201, 6.3V6M
- PC1072: 1U_0201, 6.3V6M
- PC1071: 1U_0201, 6.3V6M
- PC1070: 1U_0201, 6.3V6M
- PC1069: 1U_0201, 6.3V6M
- PC1068: 1U_0201, 6.3V6M
- PC1067: 1U_0201, 6.3V6M
- PC1066: 1U_0201, 6.3V6M
- PC1065: 1U_0201, 6.3V6M
- PC1064: 1U_0201, 6.3V6M
- PC1063: 1U_0201, 6.3V6M
- PC1062: 1U_0201, 6.3V6M
- PC1061: 1U_0201, 6.3V6M
- PC1060: 1U_0201, 6.3V6M
- PC1059: 1U_0201, 6.3V6M
- PC1058: 1U_0201, 6.3V6M
- PC1057: 1U_0201, 6.3V6M
- PC1056: 1U_0201, 6.3V6M
- PC1055: 1U_0201, 6.3V6M
- PC1054: 1U_0201, 6.3V6M
- PC1053: 1U_0201, 6.3V6M
- PC1052: 1U_0201, 6.3V6M
- PC1051: 1U_0201, 6.3V6M
- PC1050: 1U_0201, 6.3V6M
- PC1049: 1U_0201, 6.3V6M
- PC1048: 1U_0201, 6.3V6M
- PC1047: 1U_0201, 6.3V6M
- PC1046: 1U_0201, 6.3V6M
- PC1045: 1U_0201, 6.3V6M
- PC1044: 1U_0201, 6.3V6M
- PC1043: 1U_0201, 6.3V6M
- PC1042: 1U_0201, 6.3V6M
- PC1041: 1U_0201, 6.3V6M
- PC1040: 1U_0201, 6.3V6M
- PC1039: 1U_0201, 6.3V6M
- PC1038: 1U_0201, 6.3V6M
- PC1037: 1U_0201, 6.3V6M
- PC1036: 1U_0201, 6.3V6M
- PC1035: 1U_0201, 6.3V6M
- PC1034: 1U_0201, 6.3V6M
- PC1033: 1U_0201, 6.3V6M
- PC1032: 1U_0201, 6.3V6M
- PC1031: 1U_0201, 6.3V6M
- PC1030: 1U_0201, 6.3V6M
- PC1029: 1U_0201, 6.3V6M
- PC1028: 1U_0201, 6.3V6M
- PC1027: 1U_0201, 6.3V6M
- PC1026: 1U_0201, 6.3V6M
- PC1025: 1U_0201, 6.3V6M
- PC1024: 1U_0201, 6.3V6M
- PC1023: 1U_0201, 6.3V6M
- PC1022: 1U_0201, 6.3V6M
- PC1021: 1U_0201, 6.3V6M
- PC1020: 1U_0201, 6.3V6M
- PC1019: 1U_0201, 6.3V6M
- PC1018: 1U_0201, 6.3V6M
- PC1017: 1U_0201, 6.3V6M
- PC1016: 1U_0201, 6.3V6M
- PC1015: 1U_0201, 6.3V6M
- PC1014: 1U_0201, 6.3V6M
- PC1013: 1U_0201, 6.3V6M
- PC1012: 1U_0201, 6.3V6M
- PC1011: 1U_0201, 6.3V6M
- PC1010: 1U_0201, 6.3V6M
- PC1009: 1U_0201, 6.3V6M
- PC1008: 1U_0201, 6.3V6M
- PC1007: 1U_0201, 6.3V6M
- PC1006: 1U_0201, 6.3V6M
- PC1005: 1U_0201, 6.3V6M
- PC1004: 1U_0201, 6.3V6M
- PC1003: 1U_0201, 6.3V6M
- PC1002: 1U_0201, 6.3V6M
- PC1001: 1U_0201, 6.3V6M
- PC1000: 1U_0201, 6.3V6M
- PC999: 1U_0201, 6.3V6M
- PC998: 1U_0201, 6.3V6M
- PC997: 1U_0201, 6.3V6M
- PC996: 1U_0201, 6.3V6M
- PC995: 1U_0201, 6.3V6M
- PC994: 1U_0201, 6.3V6M
- PC993: 1U_0201, 6.3V6M
- PC992: 1U_0201, 6.3V6M
- PC991: 1U_0201, 6.3V6M
- PC990: 1U_0201, 6.3V6M
- PC989: 1U_0201, 6.3V6M
- PC988: 1U_0201, 6.3V6M
- PC987: 1U_0201, 6.3V6M
- PC986: 1U_0201, 6.3V6M
- PC985: 1U_0201, 6.3V6M
- PC984: 1U_0201, 6.3V6M
- PC983: 1U_0201, 6.3V6M
- PC982: 1U_0201, 6.3V6M
- PC981: 1U_0201, 6.3V6M
- PC980: 1U_0201, 6.3V6M
- PC979: 1U_0201, 6.3V6M
- PC978: 1U_0201, 6.3V6M
- PC977: 1U_0201, 6.3V6M
- PC976: 1U_0201, 6.3V6M
- PC975: 1U_0201, 6.3V6M
- PC974: 1U_0201, 6.3V6M
- PC973: 1U_0201, 6.3V6M
- PC972: 1U_0201, 6.3V6M
- PC971: 1U_0201, 6.3V6M
- PC970: 1U_0201, 6.3V6M
- PC969: 1U_0201, 6.3V6M
- PC968: 1U_0201, 6.3V6M
- PC967: 1U_0201, 6.3V6M
- PC966: 1U_0201, 6.3V6M
- PC965: 1U_0201, 6.3V6M
- PC964: 1U_0201, 6.3V6M
- PC963: 1U_0201, 6.3V6M
- PC962: 1U_0201, 6.3V6M
- PC961: 1U_0201, 6.3V6M
- PC960: 1U_0201, 6.3V6M
- PC959: 1U_0201, 6.3V6M
- PC958: 1U_0201, 6.3V6M
- PC957: 1U_0201, 6.3V

[illegible]

201*7 pcs

+VCC_SA

The diagram shows a PCB layout for the +VCC_SA power plane. It features a series of decoupling capacitors connected to a power plane. The capacitors are labeled with values like 1U_0201_6.3V6M and 22U_0603_6.5V6M. A red triangle indicates a specific component or connection point.



of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} + 40 \text{ mV}) / 10uA$

$I_{ripple} = (6-0.9) * 0.9 / (287KHz * 0.22uF * 6) = 12.12A$

OCp=47.4A/2=23.7A per phase
 $I_{valley} = 23.7A - 12.12A / 2 = 17.64A$

H-side MOS:CSD87351	L-side MOS:CSD87351
R _{ds(on)} :	R _{ds(on)} :
8.8m ohm(max)@V _{gs} =4.5V	3.1m ohm(max)@V _{gs} =4.5V



Choke: 0.22uH (Size:7*7*3)
R_{dc}=0.98mohm +5%
Heat Rating Current=28A
Saturation Current=28A

C=1*330uF (6mohm)=330uF
V_{ripple}=I_{ripple}*ESR(min)=12.79A*6mohm=76.74mV

PWM-VID Spec and component Values				
PWM-VID Spec		Config A	Config B	Config C
Vmin		0.6V	0.6V	0.65V
Vmax		1.2V	1.2V	1.15V
Vboot		0.875V	0.9V	0.9V
Voltage step		6.25mV	6.25mV	25mV
N of Voltage level		96	96	20
Rrefadj	PR130	39K	20K	39K
Rref1	PR130	39K	20K	30K
Rboot	PR130	1.5K	2K	3K
Rref2=PR10+PR130	PR130	30K	18K	24K
	PR131	1.5K	0	3K
C	PC130	1.5nf	2.7nf	1.8nf

Operation phase	Num.DSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

VGA Chip	N16S-GMR
OpenVReg Configurations	Config B
Rated TDP Power at Tj=102C	18W
Boosted GPU Total at Tj=102C	23W
EDP-Continuous at Tj=102C	21A
EDP-Peak at Tj=102C	39.5A
Istep max (Evaluation)	28A
OCP Setting Current	47.4A
Rocset	9.76K
Recommendation	2phase
Polymer Cap (330uF)	6mohm *



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.


+GPU_CORE

Size	Document Number	Rev
	LA-E082P	0.1
Date:	Monday, December 12, 2016	Sheet 68 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




nVidia GB4-64 package
Under GPU
4.7uF 0603 * 10
1uF 0402 * 4



nVidia GB4-64 package
Near GPU
47uF 0805 * 1
22uF 0805 * 1
4.7uF 0805 * 5

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROCESSOR DECOUPLING

LA-E082P

Monday, December 12, 2016

Title	Compal Electronics, Inc.	
Size	Document Number	Rev
	LA-E082P	0.1
Date:	Monday, December 12, 2016	Sheet 70 of 71

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	67	1Type-C PD Selector	2016 05/20	Compal	Change the S4 fast turn off circuit to avoid the leakage.	Re-connect the PR1251.1 and PQ1215.3 from +VBUS_DC_SS to +AC_IN.	X01
2	66	CHARGER	2016 05/30	Compal	Add the Circuit for Multiple Input Detach detection & PROCHOT#	Add PR960 0_0402_5%(SD028000080) and depop PR919 0_0402_5%(SD028000080) let the PU901.20 CMIN connect to GND. PU901.23 add cross page net PROCHOT#_ISL88738	X01
3	67	1Type-C PD Selector	2016 05/30	Compal	Add the Circuit for Multiple Input Detach detection & PROCHOT#	Add PQ1216 DMN65D8LW-7_SOT323-3(SB00000U000) to drive the PROCHOT# Reserve PC1217 1500P_0402_50V7K(SE074152K80)	X01
4	67	1Type-C PD Selector	2016 06/13	Compal	For Temp/Voltage test to fine tune the DC-IN detect voltage from 17.6V to 16.9V	PR1219 change from 22.6K to 23.2K(SD034232280)	X01
5	63~64	VCCSA_ISL95857 VCC_CORE/ GT_ISL95857	2016 06/13	Compal	location alignment	IA_CORE change location PU603 to PU610, PL603 to PL610 GT_CORE change location PU604 to PU612, PL604 to PL612 SA_CORE change location PU606 to PU614, PL601 to PL614	X01
6	66	CHARGER	2016 06/13	Compal	To decrease the charger input leakage voltage for TypeC AC.	PD903 change from SDMK0340L-7-F_SOD323-2~D(SCS0340L010) to RB520SM-30T2R_EMD2-2(SCS00006C00)	X01
7	57 67	+DCIN 1Type-C PD Selector	2016 06/20	Compal	To solve the MOS leakage problem to avoid the error active.	PR12, PR11, PR1205, PR1207, PR1228 change from 1M_0402_5%(SD028100480) to 499K_0402_1%(SD034499380) PR16, PR18, PR1212, PR1213, PR1229 change from 1M_0402_5%(SD028100480) to 49.9K_0402_1%(SD034499280) PR10, PR1251 and PR1202 change from 100K_0402_5%(SD028100380) to 300K_0402_1%(SD034300380)	X01
8	63	VCCSA_ISL95857	2016 06/22	Compal	IA/GT/SA CORE static LL optimization	PC621, PC647 change from 680P(SE074681K80) to 1200P(SE074122K80) PR640 change from 383_0402_1%(SD034383080) to 365_0402_1%(SD034365080) PR638 change from 374_0402_1%(SD034374080) to 340_0402_1%(SD00000KT80) PR629 change from 93.1K_0402_1%(SD034931280) to 95.3K_0402_1% (SD034953280)	X01
9	66	CHARGER	2016 06/27	Compal	EMI request	PR921 change from 2.2_0603_5%(SD013220B80) to 4.7_0603_5%(SD013470B80) PR914 change from 0_0603_5%(SD013000080) to 3.3_0603_1%(SD014330B80) pop PR923, PR924 4.7_1206_5%(SD001470B80) pop PC940, PC941 680P_0603_50V7K(SE025681K80)	X01
10	58~61 68~69	+5V/+3.3V +1.2V_MEN +0.6V_DDR 1VALWP/VCCIO PRIM GPU_COREP/GPU_VRAM	2016 06/28	Compal	RF request	pop PC100, PC103, PC115, PC116, PC301, PC303, PC409, PC1400, PC1402 100P_0402_50V8J(SE071101J80) pop PC1320, PC1312, PC204, PC302, PC112 680P_0603_50V7K(SE025681K80) pop PR1319, PR1311, PR202, PR303, PR106 4.7_1206_5%(SD000010280)	X01
11	66	CHARGER	2016 07/01	Compal	Reserve the OVP function to protect the typeC device.	Depop PJF1202, PR1255, PR1239, PR1246, PC1211, PR1237, PC1212 , PD1205, PC1213, PC1214, PR1248 Change PR1247 from 200K_0402_1%(SD034200380) to 100K_0402_1%(SD034100380) Re-modify the S11 OVP description to S3 OVP.	X01
12	66	CHARGER	2016 07/01	Compal	Change the charger version from A version to B version.	Change PU901 from ISL88738HRTZ REV.A-T TQFN 32P PWM(SA00009VW10) to ISL88738HRTZ REV.B-T TQFN 32P PWM(SA00009VW20)	X01
13	66	CHARGER	2016 09/02	Compal	For IT8010 voltage leakage issue	Add PR953 100K_0402_1%(SD034100380)	X03
14	63	+VCCSA_ISL95857	2016 09/21	Compal	Change CPU core version to MP version.	Change PU602 from SA0000A4A00 to SA0000A4A0L	X03
15	61	VCCIO/PRIM	2016 09/29	Compal	PCH LPM function	Unpop PR410 0_0402_5%(SD028000080) Pop PR426 0_0402_5%(SD028000080)	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title
P.I.R

Size Document Number
LA-E082P

Date: Monday, December 12, 2016 Sheet 71 of 71

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	HW	2016/05/24	COMPAL	For Schematic align	Remove RA2	0.2(X01)
2	35	HW	2016/05/24	COMPAL	Symbol pin name change	UE1.C1 pin name change to GPIO024/nRESETI	0.2(X01)
3	9	HW	2016/05/24	COMPAL	Symbol pin name change	UT5.A6/A7/A8/B7 pin name change to GND, UT5.D6 pin name change to HRESET	0.2(X01)
4	25	HW	2016/05/24	COMPAL	Symbol pin name change	UT9.20 pin name change to SNK_CAD/DCI_DAT, UT9.32 pin name change to HPDIN/DCI_CLK	0.2(X01)
5	6	HW	2016/05/24	COMPAL	DP HPD base on INTEL PDG	Delete RC312/RC242	0.2(X01)
6	25	HW	2016/05/24	COMPAL	Disable AUX snoop feature	Pop RT308	0.2(X01)
7	33,40	HW	2016/05/24	COMPAL	Remove HDD LED MUX feature	Depop RN100/RN101	0.2(X01)
8	35	HW	2016/05/24	COMPAL	PORT80_DET#	Reserve RE513 100k (SD028100380) to GND	0.2(X01)
9	6	HW	2016/05/24	COMPAL	Follow Intel PDG AUX topology	Delete RC179/RC180/RC181/RC182 Add test point T281/T282 for CPU_DP1_AUXN and CPU_DP1_AUXP	0.2(X01)
10	17	HW	2016/05/24	COMPAL	S0ix(modern standy) support for VCCPLL_OC	Pop RZ120 and Depop UZ34 Add net name VCCSTG_EN(UZ19.4) and connect to RZ120.1	0.2(X01)
11	46						0.2(X01)
12	43,46					1.add CLIP1	0.2(X01)
13	25	HW	2016/05/27	COMPAL	For Schematic align	SW2_DP1_HPDP Add RT380 place near TUSB546	0.2(X01)
14	30	HW	2016/06/01	INTEL	Intel reviwie result	CZ28,CZ29 change from 0.047uF to 0.01uF CZ27 change from 0.1uF(0.0201 to 10uF 0603 CZ32/CZ31/CZ29 place near JNGFF1.2/JNGFF1.4 CZ27/CZ30/CZ28 place near JNGFF1.72/JNGFF1.74	0.2(X01)
15	37,38	HW	2016/06/07	DELL	change to Nuvoton TPM form ATMEL TPM	Delete ATMEL TPM circuit, Add Nuvoton TPM circuit	0.2(X01)
16	12	HW	2016/06/07	INTEL	Intel MOW request	Add CC331 2.2PF (SE07122AC80) for HDA_RST# Add CC332 2.2PF (SE07122AC80) for HDA_SDIN0 Add CC333 2.2PF (SE07122AC80) for HDA_SDOUT	0.2(X01)
17	33	HW	2016/06/07	INTEL	Intel reviwie result (WWAN Coex feature support)	Add RZ128 0 ohm connect WWAN_COEX3 and WLAN_COEX3 Add RZ129 0 ohm connect WWAN_COEX2 and WLAN_COEX2 Add RZ130 0 ohm connect WWAN_COEX1 and WLAN_COEX1	0.2(X01)
18	33	HW	2016/06/07	COMPAL	Debug card reserve	Add RZ131, RZ132 for PORT80_DET# and HOST_DEBUG_TX	0.2(X01)
19	35	HW	2016/06/07	COMPAL	For MEC5105K-D1-TN sample	1.UE1 change to SA00009GL00(S IC MEC5105K-D1-TN WFBGA 169P EC) 2.Dpop RE361,Pop RE360,RE362	0.2(X01)
20	46	HW	2016/06/17	COMPAL	Base on ME drawing	H10 change from H_4P0 to H_3P0	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title EE P.I.R (1/6)			
Size	Document Number	Rev	
	LA-E082P	1.0	
Date:	Monday, December 12, 2016		
Sheet	72	of	75

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
21	42	HW	2016/06/17	COMPAL	Base on USB3 EA result,B_EQ change to13dB	Depop RI42,pop RI44	0.2(X01)
22	11	HW	2016/06/17	COMPAL	Base on Crystal EA result	CC23 change form 15pF to 12pF	0.2(X01)
23	41	HW	2016/06/17	COMPAL	BITS284924-HDD is still working after press power button into S5 during POST.	Depop RN5	0.2(X01)
24	38,45	HW	2016/06/20	COMPAL	ME request	1.JKBTP1 change from HRS_TF49-20S-0P5SH_20P-T to CVILU_CF5020FD0RK-05-NH_20P-T 2.JUSH1 change from HRS_TF49-26S-0P5SH_26P-T to CVILU_CF5026FD0RK-05-NH_26P-T	0.2(X01)
25	34	HW	2016/06/20	COMPAL	Base on Audio EA result	RA7,RA8 change from 24.9 to 16.2 ohm(SD00001U900)	0.2(X01)
26	30	HW	2016/06/22	COMPAL	EMI request	CL22 change from 1500pF to 10pF (SE167100J80 S CER CAP 10P 3KV J NPO 1808 AC250V X2Y3)	0.2(X01)
27	29	HW	2016/06/22	COMPAL	EMI request	Change LV1 from SM01000BV00 to SM01000NY00	0.2(X01)
28	29	HW	2016/06/22	COMPAL	ME request	JIR1 change from SP010023D00 to SP010013W20	0.2(X01)
29	35	HW	2016/06/22	DELL	The possibility of GPIO map update,RTCRST_ON change from GPIO141 to GPIO122	Add RE514(@),RE515 for RTCRST_ON	0.2(X01)
30	36						0.2(X01)
31	29	HW	2016/06/22	COMPAL	RF request	CA7 CZ1 change to 100pF(0201)SE174101J80	0.2(X01)
32	12	HW	2016/06/22	COMPAL	BIOS need detect Storage type and dynamic change the name	UE1.D7 add HDD_DET#	0.2(X01)
33	24	HW	2016/06/28	COMPAL	For VGA test result	Pop RV121/RV122/CV132/CV133	0.2(X01)
34	46	HW	2016/06/28	COMPAL	For DFX request	CLIP1.1 change from GND to NC	0.2(X01)
35	38	HW	2016/06/29	COMPAL	X8 have no difference JUSH1 pin define concern	Depop DZ7,Pop RZ87	0.2(X01)
36	38	HW	2016/06/29	COMPAL	Let USH_PWR_STATE# keep low at S5	RZ10 change from 1M to 100k ohm	0.2(X01)
37	36	HW	2016/06/29	COMPAL	Foe X01 Board ID	RE79 change from 240k to 130k ohm	0.2(X01)
38	41	HW	2016/06/29	COMPAL	BITS283552 - [BR_CSLP] FFS AP no function when execute FF generator or shake SU	FFS VDD_IO change to +3.3V_RUN	0.2(X01)
39	29	HW	2016/08/04	COMPAL	RF request	POP CC27 & change value from 22p to 47p	0.3(X02)
39	18	HW	2016/08/04	COMPAL	DSC BOM change	Pop RC385, Depop RC386	0.3(X02)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title EE P.I.R (2/6)			
Size	Document Number	Rev 1.0	
Date: Monday, December 12, 2016		Sheet 73	of 75

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40	34, 35	HW	2016/08/04	COMPAL	Vendor schematic review	1. Add net WRST# to UE2.4 and CE500 luf (SE000000K80) 2. Add RE523 0 ohm for UE2 power pin soft start 3. Change RE14,RE15,RE18 from 100k ohm to 10k ohm 4. Change RPE12.1 to RE524 (10Kohm) for EXPANDER_GPU_SMDAT 5. Change RPE12.2 to RE525 (10Kohm) for EXPANDER_GPU_SMCLK 6. Reserve CE504-CE505 for EXPANDER_GPU_SMDAT/CLK to GND.	0.3(X02)
41	14	HW	2016/08/04	COMPAL	Intel suggestion	RC137 change from 1K to 3K	0.3(X02)
42	27	HW	2016/08/04	COMPAL	For UT7 2nd source issue	Add RT393 PD 100K ohm to +5V_PD_VDD for discharging instantly	0.3(X02)
43	45	HW	2016/08/04	COMPAL	Touchpad I2C EA	Chagne RZ20, RZ21 from 4.7k ohm to 2.2k ohm Change CZ80, CZ81 from 330pf to 10pf	0.3(X02)
44	26	HW	2016/08/04	COMPAL	For PD sample	Change UT5 from SA00009W200 to SA00009W210	0.3(X02)
45	42	HW	2016/08/05	COMPAL	BITS290368-System can't be waked from S3 when connect to right USB port via USB3.0 to LAN Dongle.	USB3 repeater power rail Add RI79 0ohm to +3.3V_RUN and De-pop it. Add RI80 0ohm to +3.3V_ALW_PCH and pop it.	0.3(X02)
46	11	HW	2016/08/08	COMPAL	EMI request	add RC417 (0 ohm) for Xtak24_IN	0.3(X02)
47	42	HW	2016/08/08	COMPAL	schematic modify	1. pop RI37 2. RI79, RI80 footprint change form 0402 to 0603 3. add QI1 controlling USB3 repeater PD#	0.3(X02)
48	32, 37	HW	2016/08/09	COMPAL	DFB request	SMT concern DZ1, DZ2, DZ5, DZ6 PCB pad is too small, suggest use the symbol "RB520SM-30T2R_EMD2-2" follow PD903	0.3(X02)
49	18						0.3(X02)
50	48						0.3(X02)
51	33, 35, 48	HW	2016/08/10	COMPAL	Footprint align	DA8,DE1,DV10 follow symbol "RB520SM-30T2R_EMD2-2"	0.3(X02)
52	42	HW	2016/08/11	COMPAL	schematic modify	change USB repeater PD# enable pin to "USB_PWR_SHR_VBUS_EN"	0.3(X02)
53	35	HW	2016/08/11	COMPAL	schematic align	add power rail +3.3V_ALW_UE2 for UE2	0.3(X02)
54	42	HW	2016/08/12	COMPAL	schematic modify	delete QI1, depop RI37, add RI81 connecting "USB_PWR_SHR_VBUS_EN" & "USB3_PD#"	0.3(X02)
55	42	HW	2016/08/16	COMPAL	EA request	depop RI38, RI44, RI53, RI57 for USB3 repeater	0.3(X02)
56	9	HW	2016/09/08	COMPAL	DGPU_PWR_EN need to use BIOS solution	depop RC385,pop RC386	0.4(X03)
57	38	HW	2016/09/08	COMPAL	TPM change to NPCT650VB2YX	Change UZ12 from to SA00008EL70 to SA00008EL80	0.4(X03)
58	35	HW	2016/09/08	COMPAL	Expander I/O change from ITE8010 to MCP23008	Change UE2 from SA00009VL00 to SA0000ADQ00, remove RE523 Change RE524, RE525 from 10Kohm to 2.2Kohm	0.4(X03)
59	34	HW	2016/09/08	COMPAL	Board ID	Change RE79 to 33kohm (SD028330280)	0.4(X03)
60	34	HW	2016/09/08	COMPAL	schematic align	Reserve RE526(10K) PU for USH_DET# to +3.3V_ALW	0.4(X03)
61	34	HW	2016/09/08	COMPAL	EC request for power consumption	Add RE505 PU to +3.3V_ALW for LOM_CABLE_DETECT# (Reserve) Add RE532 PU to +3.3V_ALW for BCM5882_ALERT#	0.4(X03)
62	37	HW	2016/09/08	COMPAL	USH/B de-pop, pop on MB side	POP RZ8,RZ9 for USH SMBus	0.4(X03)
63	35	HW	2016/09/20	COMPAL	DELL request	Add RE536/RE537 for resistors for PCH_DPWROK circuit	0.4(X03)
64	34	HW	2016/09/20	COMPAL	WDT schematic option 2	use Option2: pop RE361 / depop RE362	0.4(X03)
65	33	HW	2016/09/20	COMPAL	EMI request	1. L6~L9 change to 80ohm bead (BLM15PD800SN1D, SM01000N000) for BR14/15 2. depop CA2, CA3 3. RA55,RA56 change location toLA15, LA16 with 33ohm bead (BLM15PX330SN1D,SM01000NA00)	0.4(X03)
66	39	HW	2016/09/20	COMPAL	NV GPU sequest	CV247 change from 3900pf to 4700pf (SE075472K80) CV248 change form 220pf to 470pf (SE074471K80)	0.4(X03)
67	35	HW	2016/09/20	COMPAL	EMI request	RC295/RC417 change from 0 to 33 ohm	DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.		
EE P.I.R (2/6)		
LA-E082P	Rev 1.0	
Date: Monday, December 12, 2016	Sheet 74 of 75	

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
68	35	HW	2016/10/04	COMPAL	BITS294007 - Sometimes need to press power button twice to power on system.	CE12 change to 2.2u (SE000008880) RE33 change to 1K (SD028100180)	0.4(X03)
69	24	HW	2016/10/04	COMPAL	U-line VGA EA PASS	depop RV121/RV122	0.4(X03)
70	26	HW	2016/10/04	COMPAL	TI CC pin for ESD request	CT85,CT86 change to 470p.(SE074471k80)	0.4(X03)
71	25	HW	2016/10/04	COMPAL	BR14 OTP issue	RE77 change to 1.69K_1% (SD00000JB80)	0.4(X03)
72	35	HW	2016/10/04	COMPAL	EC watchdog reserve	add QE13,RE530,CE503	0.5(X04)
73	34	HW	2016/10/06	COMPAL	UE1.H8 to prevent EOS issue on MEC5105	Add RE539(100ohm) to CV2_ON	0.5(X04)
74	36	HW	2016/10/06	COMPAL	BOARD ID	Change RE79 to 8.2k ohm(SD028820180)	0.5(X04)
75	36	HW	2016/10/31	COMPAL	BOARD ID	Change RE79 to 4.3k ohm(SD028430180)	1.0(A00)
76	36	HW	2016/10/31	COMPAL	Change R1 to R3 for MP part	Change UL1 CP/N to SA000081G1L Change UE1 CP/N to SA00009GL30 change UV1 CP/N to SA00009S01L	1.0(A00)
77	36	HW	2016/10/31	COMPAL	For DFB request.	Close solder mask CMOS1 (-NPM) and other co-lay part	1.0(A00)
78	36	HW	2016/10/31	COMPAL	Service Mode Switch remove	Depop SW1 and RC222 and RC221 change to short pad	1.0(A00)
79	36	HW	2016/10/31	COMPAL	RE374 change BS to LPC@	RE374 change BS to LPC@	1.0(A00)
80	36	HW	2016/10/31	COMPAL	For MEC5105 rev. C	Pop RE362,RE536; Depop RE361,QE13,CE503,RE530,UE7,CE5,CE6,RE348,RE537	1.0(A00)
81	36					IGS	1.0(A00)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title
EE P.I.R (2/6)

Size Document Number
LA-E082P

Date: Wednesday, December 14, 2016 Sheet 75 of 75